

AMIS-42671 High Speed Autobaud CAN Transceiver

for Long Wire Networks

1.0 General Description

The AMIS-42671 CAN transceiver with autobaud is the interface between a controller area network (CAN) protocol controller and the physical bus. It may be used in both 12V and 24V systems. The transceiver provides differential transmit capability to the bus and differential receive capability to the CAN controller. Due to the wide common-mode voltage range of the receiver inputs, the AMIS-42671 is able to reach outstanding levels of electromagnetic susceptibility (EMS). Similarly, extremely low electromagnetic emission (EME) is achieved by the excellent matching of the output signals.

The AMIS-42671 is primarily intended for industrial network applications where long network lengths are mandatory. Examples are elevators, in-building networks, process control and trains. To cope with the long bus delay the communication speed needs to be low. AMIS-42671 allows low transmit data rates down 10 Kbit/s or lower. The autobaud function allows the CAN controller to determine the incoming baud rate without influencing the CAN communication on the bus.

2.0 Key Features

- Fully compatible with the ISO 11898-2 standard
- Autobaud function
- Wide range of bus communication speed (0 up to 1 Mbit/s)
- Allows low transmit data rate in networks exceeding 1 km
- Ideally suited for 12V and 24V industrial and automotive applications
- Low electromagnetic emission (EME), common-mode choke is no longer required
- Differential receiver with wide common-mode range (+/- 35V) for high EMS
- No disturbance of the bus lines with an un-powered node
- Thermal protection
- · Bus pins protected against transients
- · Silent mode in which the transmitter is disabled
- Short circuit proof to supply voltage and ground
- · Logic level inputs compatible with 3.3V devices
- ESD protection for CAN bus at ± 8 kV

3.0 Technical Characteristics

Table 1: Technical Characteristics


Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{CANH}	DC voltage at pin CANH	$0 < V_{CC} < 5.25V$; no time limit	-45	+45	V
VCANL	DC voltage at pin CANL	$0 < V_{CC} < 5.25V$; no time limit	-45	+45	V
V _{i(dif)(bus_dom)}	Differential bus output voltage in dominant state	$42.5\Omega < R_{LT} < 60\Omega$	1.5	3	V
t _{pd(rec-dom)}	Propagation delay TxD to RxD	See Figure 8	70	245	ns
t _{pd(dom-rec)}	Propagation delay TxD to RxD	See Figure 8	100	245	ns
C _{M-range}	Input common-mode range for comparator	Guaranteed differential receiver threshold and leakage current	-35	+35	V
V _{CM-peak}	Common-mode peak	See Figure 9 and Figure 10 (Notes)	-500	500	mV
V _{CM-step}	Common-mode step	See Figure 9 and Figure 10 (Notes)	-150	150	mV

Note: The parameters V_{CM-peak} and V_{CM-step} guarantee low electromagnetic emission.

4.0 Ordering Information


Part Number	Package	Shipping Configuration	Temperature Range
AMIS42671ICAB1G	SOIC-8 GREEN	Tube/Tray	-40°C125°C
AMIS42671ICAB1RG	SOIC-8 GREEN	Tape & Reel	-40°C125°C

5.0 Block Diagram




6.0 Typical Application

6.1 Application Schematic



6.2 Pin Description

6.2.1. Pin Out (Top View)



6.3 Pin Description

Table 2	2: Pin Out	
Pin	Name	Description
1	TxD	Transmit data input; low input → dominant driver; internal pull-up current
2	GND	Ground
3	Vcc	Supply voltage
4	RxD	Receive data output; dominant transmitter→ low output
5	V _{REF}	Reference voltage output
6	CANL	Low-level CAN bus line (low in dominant mode)
7	CANH	High-level CAN bus line (high in dominant mode)
8	AUTB	Autobaud mode control input; internal pull-down current

7.0 Functional Description

7.1 Operating Modes

The behavior of AMIS-42671 under various conditions is illustrated in Table 3 below. In case the device is powered, one of two operating modes can be selected through pin AUTB.

Table 3: Eurotional table of AMIS 42671	when not connected to the bus; X = don't care
Table 5. Functional table of Alvit5-4207 I	when not connected to the bus, $x = uon t$ care


VCC	Pin TxD	Pin AUTB	Pin CANH	Pin CANL	Bus State	Pin RxD
4.75 to 5.25.V	0	0 (or floating)	High	Low	Dominant	0
4.75 to 5.25.V	1 (or floating)	1	VCC/2	VCC/2	Recessive	1
4.75 to 5.25.V	1 (or floating)	Х	VCC/2	VCC/2	Recessive	1
VCC <porl (unpowered)<="" td=""><td>Х</td><td>Х</td><td>0V<canh<vcc< td=""><td>0V<canl<vcc< td=""><td>Recessive</td><td>1</td></canl<vcc<></td></canh<vcc<></td></porl>	Х	Х	0V <canh<vcc< td=""><td>0V<canl<vcc< td=""><td>Recessive</td><td>1</td></canl<vcc<></td></canh<vcc<>	0V <canl<vcc< td=""><td>Recessive</td><td>1</td></canl<vcc<>	Recessive	1
PORL <vcc<4.75v< td=""><td>>2V</td><td>Х</td><td>0V<canh<vcc< td=""><td>0V<canl<vcc< td=""><td>Recessive</td><td>1</td></canl<vcc<></td></canh<vcc<></td></vcc<4.75v<>	>2V	Х	0V <canh<vcc< td=""><td>0V<canl<vcc< td=""><td>Recessive</td><td>1</td></canl<vcc<></td></canh<vcc<>	0V <canl<vcc< td=""><td>Recessive</td><td>1</td></canl<vcc<>	Recessive	1

7.1.1. High-Speed Mode

If pin AUTB is pulled low (or left floating), the transceiver is in its high-speed mode and is able to communicate via the bus lines. The signals are transmitted and received to the CAN controller via the pins TxD and RxD. The slopes on the bus line outputs are optimized to give extremely low electromagnetic emissions.

7.1.2. Autobaud Mode

If pin AUTB is pulled high, AMIS-42671 is in Autobaud mode. The transmitter is disabled while the receiver remains active. All other IC functions also continue to operate. Normal bus activity can be monitored at the RxD pin and transmit data on TxD is looped back to RxD without influencing the CAN communication.



In Autobaud mode the local CAN controller is able to detect the used communication speed of other transmitting network nodes. Bus communication is received and via the RxD pin sent to the CAN controller. If the CAN controller operates at the wrong baud rate, it will transmit an error frame. This message will be looped back to the CAN controller which will increment its error counter. The CAN controller will be reset with another baud rate. When an error-free message is received, the correct baud rate is detected. A logic low may now be applied to pin AUTB, returning to the high-speed mode.

7.2 Over-temperature Detection

A thermal protection circuit protects the IC from damage by switching off the transmitter if the junction temperature exceeds a value of approximately 160°C. Because the transmitter dissipates most of the power, the power dissipation and temperature of the IC is reduced. All other IC functions continue to operate. The transmitter off-state resets when pin TxD goes high. The thermal protection circuit is particularly necessary when a bus line short-circuits.

7.3 High Communication Speed Range

The transceiver is primarily intended for industrial applications. It allows very low baud rates needed for long bus length applications. But also high speed communication is possible up to 1Mbit/s.

7.4 Fail-safe Features

A current-limiting circuit protects the transmitter output stage from damage caused by an accidental short-circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition. The pins CANH and CANL are protected from automotive electrical transients (according to "ISO 7637"; see Figure 5). Pin TxD is pulled high internally should the input become disconnected.

8.0 Electrical Characteristics

8.1 Definitions

All voltages are referenced to GND (pin 2). Positive currents flow into the IC. Sinking current means the current is flowing into the pin; sourcing current means the current is flowing out of the pin.

8.2 Absolute Maximum Ratings

Table 4: Absolute Maximum Datings

Stresses above those listed in the following table may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{cc}	Supply voltage		-0.3	+7	V
V _{CANH}	DC voltage at pin CANH	$0 < V_{CC} < 5.25V$; no time limit	-45	+45	V
VCANL	DC voltage at pin CANL	$0 < V_{CC} < 5.25V$; no time limit	-45	+45	V
V _{TxD}	DC voltage at pin TxD		-0.3	V _{CC} + 0.3	V
V _{RxD}	DC voltage at pin RxD		-0.3	V _{CC} + 0.3	V
V _{AUTB}	DC voltage at pin AUTB		-0.3	V _{CC} + 0.3	V
V _{REF}	DC voltage at pin V _{REF}		-0.3	V _{CC} + 0.3	V
V _{tran(CANH)}	Transient voltage at pin CANH	Note 1	-150	+150	V
V _{tran(CANL)}	Transient voltage at pin CANL	Note 1	-150	+150	V
V _{esd}	Electrostatic discharge voltage at all pins	Note 2	-4	+4	kV
Vesd	Liechostalic discharge voltage at all pins	Note 4	-500	+500	V
Latch-up	Static latch-up at all pins	Note 3		100	mA
T _{stg}	Storage temperature		-55	+155	°C
T _{amb}	Ambient temperature		-40	+125	°C
T _{junc}	Maximum junction temperature		-40	+150	°C

Notes:

1. Applied transient waveforms in accordance with ISO 7637 part 3, test pulses 1, 2, 3a, and 3b (see Figure 4).

2. Standardized human body model ESD pulses in accordance to MIL883 method 3015.7.

3. Static latch-up immunity: static latch-up protection level when tested according to EIA/JESD78.

4. Standardized charged device model ESD pulses when tested according to EOS/ESD DS5.3-1993.

8.3 Thermal Characteristics

Table 5: Thern	nal Characteristics			
Symbol	Parameter	Conditions	Value	Unit
R _{th(vj-a)}	Thermal resistance from junction to ambient in SO8 package	In free air	150	K/W
R _{th(vi-s})	Thermal resistance from junction to substrate of bare die	In free air	45	K/W

8.4 DC and Timing Characteristics


 V_{CC} = 4.75 to 5.25V; T_{junc} = -40 to +150°C; R_{LT} =60 Ω unless specified otherwise.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Supply (Pin V _c					1	
сс	Supply current	Dominant; $V_{TXD} = 0V$	25	45	65	mA
Transmitter Da	nta Input (Pin TxD)	Recessive; $V_{TXD} = V_{CC}$	2	4	8	mA
/ _{IH}	High-level input voltage	Output recessive	2.0	-	V _{cc} +0.3	V
V _{IL}	Low-level input voltage	Output dominant	-0.3	-	+0.8	V
IH	High-level input current	$V_{TxD} = V_{CC}$	-1	0	+1	μA
	Low-level input current	$V_{TxD} = 0V$	-75	-200	-350	μA
	Input capacitance	Not tested	-75	-200	10	pF
J Mode Select (F		Not lested	-	5	10	ρг
•	High-level input voltage	Autobaud made	2.0			V
	o i o	Autobaud mode	2.0	-	V _{CC} +0.3	V
VIL	Low-level input voltage	High-speed mode	-0.3	-	+0.8	-
н	High-level input current	V _s =2V	20	30	50	μΑ
IL	Low-level input current	V _s =0.8V	15	30	45	μA
	Output (Pin RxD)					
V _{он}	High-level output voltage	$I_{RXD} = -10 \text{mA}$	0.6 x V _{CC}	0.75 x V _{cc}		V
V _{OL}	Low-level output voltage	I _{RXD} = 6mA		0.25	0.45	V
	tage Output (Pin V _{REF})					
V _{REF}	Reference output voltage	-50μA < Ι _{VREF} < +50μA	0.45 x V _{CC}	0.50 x	0.55 x V _{CC}	V
N/	Deference output veltere for full economic		0.40	V _{cc}	0.60	14
V _{REF_CM}	Reference output voltage for full common	-35V <v<sub>CANH< +35V;</v<sub>	0.40 x V _{CC}	0.50 x	0.60 x V _{CC}	V
D 11 (D)	mode range	-35V <v<sub>CANL< +35V</v<sub>		Vcc		
	s CANH and CANL)				0.0	
V _{o(reces)(CANH)}	Recessive bus voltage at pin CANH	$V_{TxD} = V_{CC}$; no load	2.0	2.5	3.0	V
V _{o(reces)(CANL)}	Recessive bus voltage at pin CANL	$V_{TxD} = V_{CC}$; no load	2.0	2.5	3.0	V
o(reces) (CANH)	Recessive output current at pin CANH	-35V <v<sub>CANH< +35V; 0V <v<sub>CC < 5.25V</v<sub></v<sub>	-2.5	-	+2.5	mA
lo(reces) (CANL)	Recessive output current at pin CANL	-35V <v<sub>CANL < +35V; 0V <v<sub>CC < 5.25V</v<sub></v<sub>	-2.5	-	+2.5	mA
V _{o(dom) (CANH)}	Dominant output voltage at pin CANH	$V_{TxD} = 0V$	3.0	3.6	4.25	V
V _{o(dom)} (CANL)	Dominant output voltage at pin CANL	$V_{TxD} = 0V$	0.5	1.4	1.75	V
Vi(dif) (bus)	Differential bus input voltage	$V_{TxD} = 0V$; dominant;	1.5	2.25	3.0	v
V I(dif) (bus)	$(V_{CANH} - V_{CANL})$	$42.5 \Omega < R_{LT} < 60 \Omega$	1.5	2.25	0.0	v
	(*CANH *CANE)	V _{TxD} =V _{CC} ; recessive;	-120	0	+50	mV
		No load				
o(sc) (CANH)	Short circuit output current at pin CANH	$V_{CANH} = 0V; V_{TxD} = 0V$	-45	-70	-95	mA
o(sc) (CANL)	Short circuit output current at pin CANL	$V_{CANL} = 36V; V_{TxD} = 0V$	45	70	120	mA
V _{i(dif)(th)}	Differential receiver threshold voltage	$-5V < V_{CANL} < +10V;$ $-5V < V_{CANH} < +10V;$ See Figure 6	0.5	0.7	0.9	V
Vihcm(dif) (th)	Differential receiver threshold voltage for high common-mode	-35V <v<sub>CANL < +35V; -35V <v<sub>CANH < +35V; See Figure 6</v<sub></v<sub>	0.25	0.7	1.05	V
Vi(dif) (hys)	Differential receiver input voltage hysteresis	$-5V < V_{CANL} < +10V;$ $-5V < V_{CANH} < +10V;$ See Figure 6	50	70	100	mV
Ri(cm)(CANH)	Common-mode input resistance at pin CANH		15	25	37	KΩ
R _{i(cm) (CANL)}	Common-mode input resistance at pin CANL		15	25	37	KΩ
R _{i(cm)(m)}	Matching between pin CANH and pin CANL common-mode input resistance	V _{CANH} =V _{CANL}	-3	0	+3	%
⊰ i(dif)	Differential input resistance		25	50	75	KΩ
	Matching between pin CANH and pin CANL	V _{CANH} =V _{CANI}	-3	0	+3	%
R _{i(cm)(m)}	common-mode input resistance	V CANH - V CANL				
R _{i(dif)}	Differential input resistance		25	50	75	KΩ


Table 7: DC and Timing Characteristics (continued)


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
C _{i(CANH)}	Input capacitance at pin CANH	$V_{TxD} = V_{CC}$; not tested		7.5	20	pF
C _{i(CANL)}	Input capacitance at pin CANL	$V_{TxD} = V_{CC}$; not tested		7.5	20	pF
C _{i(dif)}	Differential input capacitance	$V_{TxD} = V_{CC}$; not tested		3.75	10	pF
ILI(CANH)	Input leakage current at pin CANH	$V_{CC} = 0V; V_{CANH} = 5V$	10	170	250	μA
ILI(CANL)	Input leakage current at pin CANL	$V_{CC} = 0V; V_{CANL} = 5V$	10	170	250	μA
V _{CM-peak}	Common-mode peak during transition from dom \rightarrow rec or rec \rightarrow dom	See Figure 9 and Figure 10	-500		500	mV
V _{CM-step}	Difference in common-mode between dominant and recessive state	See Figure 9 and Figure 10	-150		150	mV
Power-on-Res	set (POR)					
PORL	POR level	CANH, CANL, V _{ref} in tri- state below POR level	2.2	3.5	4.7	V
Thermal Shut	tdown					
T _{i(sd)}	Shutdown junction temperature		150	160	180	°C
	acteristics (see Figure 7 and Figure 8)					
t _{d(TxD-BUSon)}	Delay TxD to bus active	$V_s = 0V$	40	85	130	ns
t _{d(TxD-BUSoff)}	Delay TxD to bus inactive	$V_s = 0V$	30	60	105	ns
t _{d(BUSon-RxD)}	Delay bus active to RxD	$V_s = 0V$	25	55	105	ns
t _{d(BUSoff-RxD)}	Delay bus inactive to RxD	$V_s = 0V$	65	100	135	ns
t _{pd(rec-dom)}	Propagation delay TxD to RxD from recessive to dominant	V _s = 0V	70		245	ns
t _{d(dom-rec)}	Propagation delay TxD to RxD from dominant to recessive	V _s = 0V	100		245	ns

8.5 Measurement Set-ups and Definitions












Rev. 2 | Page 10 of 14 | www.onsemi.com





9.0 Package Outline

SOIC-8: Plastic small outline; eight leads; body width 150mil



Rev. 2 | Page 12 of 14 | www.onsemi.com

10.0 Soldering

10.1 Introduction

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in the AMIS "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed circuit boards with high population densities. In these situations reflow soldering is often used.

10.2 Re-flow Soldering

Re-flow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for re-flowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds, depending on heating method.

Typical reflow peak temperatures range from 215 to 250°C. The top-surface temperature of the packages should preferably be kept below 230°C.

10.3 Wave Soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

- If wave soldering is used, the following conditions must be observed for optimal results:
- Use a double-wave soldering method, comprising a turbulent wave with high upward pressure followed by a smooth laminar wave. For packages with leads on two sides and a pitch (e):
 - Larger than or equal to 1.27mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board.
 - Smaller than 1.27mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a 45 degree angle to the transport direction of the printedcircuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is four seconds at 250°C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

10.4 Manual Soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to ten seconds at up to 300°C.

When using a dedicated tool, all other leads can be soldered in one operation within two to five seconds, between 270 and 320°C.

Table	8:	Soldering

Package	Soldering Method			
Гаскауе	Wave	Reflow (1)		
BGA, SQFP	Not suitable	Suitable		
HLQFP, HSQFP, HSOP, HTSSOP, SMS	Not suitable (2)	Suitable		
PLCC (3) , SO, SOJ	Suitable	Suitable		
LQFP, QFP, TQFP	Not recommended (3)(4)	Suitable		
SSOP, TSSOP, VSO	Not recommended (5)	Suitable		

Notes:

All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size
of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For
details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods."

2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heat sink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).

3. If wave soldering is considered, then the package must be placed at a 45 degree angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.

4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65mm.

5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5mm.

11.0 Document History

Revision	Date	Modification
1.0	October 2007	Initial release
2.0	June 2008	Move content into ON Semiconductor template; update OPN table

12.0 Company or Product Inquiries

For more information about ON Semiconductor's products or services visit our Web site at http://onsemi.com.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized to regate that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative